

EL323//EI324 Digital System Laboratory II

LAB 11: Complete Simple Processor

Objective:

1. Can use the Quartus II and create the new project using VHDL
2. To know the assign pin of DE-0 in Quartus.
3. Design using VHDL
4. To know the Processor.

LAB 11.1

1. Create new Project name "sControl".
2. Create new entity for sControl in this below.

A block diagram of the control circuit of the processor is Figure 11.1 below.




Figure 11.1 The Control Unit

The specific operation of the processor to be performed at any given time is indicated using the control circuit input name "sfunction" as shown in Figure 11.2 below. The control circuit also contains a 2-bit function register.

3. Use the DE0 User Manual to define the DE0 pin.
4. Compile the code and program to DE0.




Figure 11.4 State diagram of the control unit of the processor

CODE of "sControl"

```
library ieee;
use ieee.std_logic_1164.all;

entity scontrol is
    port( clock, resetn      : in      std_logic;
          sfunction         : in      std_logic_vector(1 downto 0);
          start             : out     std_logic;
          decode_st        : out     std_logic;
          exe_load_st      : out     std_logic;
          exe_addsub_st   : out     std_logic;
          exe_add_st       : out     std_logic;
          exe_sub_st       : out     std_logic;
          done_exe_st     : out     std_logic;
          datain           : out     std_logic;
          r1in, r1out      : out     std_logic;
          r0in, r0out      : out     std_logic;
          ain, gin, gout   : out     std_logic;
          add_sub          : out     std_logic);
end scontrol;

architecture behavior of scontrol is

    type state_type is (fetch, decode, execute_addsub, execute_add, execute_sub,
                        done_execute_addsub, execute_load_r0, execute_load_r1);

    signal state:      state_type;
    signal function_register:std_logic_vector (1 downto 0);

begin

    states:
    process (resetn, clock)
        begin
            if resetn = '0' then state <= fetch;
            elsif clock'event and clock = '1' then
                case state is
                    when fetch =>
                        function_register <= sfunction;
                        state <= decode;
                    when decode =>
                        case function_register is
                            when "00" =>
                                state <= (_____);
                            when "01" =>
                                state <= (_____);
                            when "10" =>
                                state <= (_____);
                        end case;
                    end case;
                end case;
            end if;
        end process;
    end architecture;
```

```

        when "11" =>
            state <= (_____);
        when others =>
            state <= fetch;
        end case;
    when execute_addsub =>
        case function_register is
            when "10" =>
                state <= (_____);
            when "11" =>
                state <= (_____);
            when others =>
                state <= fetch;
            end case;
    when execute_add =>
        state <= (_____);
    when execute_sub =>
        state <= (_____);
    when execute_load_r0 =>
        state <= (_____);
    when execute_load_r1 =>
        state <= (_____);
    when done_execute_addsub =>
        state <= (_____);
    when others =>
        state <= fetch;
    end case;
end if;
end process;

controlsignals:

--Status LED
start<= '1' when (state = fetch) else '0';
decode_st <= '1' when (state = decode) else '0';
exe_load_st  <= '1' when (state = execute_load_r0) or (state =
execute_load_r1) else '0';
exe_addsub_st <= '1' when (state = execute_addsub) else '0';
exe_add_st   <= '1' when (state = execute_add) else '0';
exe_sub_st   <= '1' when (state = execute_sub) else '0';
done_exe_st  <= '1' when (state = done_execute_addsub) else '0';

```

```
-- Control signal
  datain <= '1' when (state = execute_load_r0) or (state = execute_load_r1) else '0';
  r1in <= '1' when (state = _____) or (state = _____) else '0';
  r1out <= '1' when (state = _____) else '0';
  r0in <= '1' when (state = _____) else '0';
  r0out <= '1' when (state = _____) or (state = _____) else '0';
  ain <= '1' when (state = _____) else '0';
  gin <= '1' when (state = _____) or (state = _____) else '0';
  gout <= '1' when (state = done_execute_addsub) else '0';
  add_sub <= '1' when (state = _____) else '0';

end behavior;
```




Figure 11.5 The Complete Simple Processor.

LAB 11.2

1. Create new Project name "CompleteCPU".
2. Create new graphic editor for CompleteCPU as seen in figure 11.5.
3. Use the DE0 User Manual to define the DE0 pin.
4. Compile the code and program to DE0.

Result

Follow the LAB 11.2. Let's configured the sFunction and data to support this equations. And put the value of Sfunction and Data in the Table 11.

1. Find the 15-4
2. Find the 8+5

Table 11.1

State	RTL	sFunction	Data	Explain

Conclusion

.....


.....

.....

.....

.....

.....



Optional: Can use this VHDL code for Clock_div.

Code Clk_div

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY clk_div IS

    PORT
    (
        clock_50Mhz          : IN    STD_LOGIC;
        clock_1MHz           : OUT   STD_LOGIC;
        clock_100KHz         : OUT   STD_LOGIC;
        clock_10KHz          : OUT   STD_LOGIC;
        clock_1KHz           : OUT   STD_LOGIC;
        clock_100Hz          : OUT   STD_LOGIC;
        clock_10Hz           : OUT   STD_LOGIC;
        clock_1Hz            : OUT   STD_LOGIC);

END clk_div;

ARCHITECTURE a OF clk_div IS

    SIGNAL count_1Mhz: STD_LOGIC_VECTOR(6 DOWNTO 0);
    SIGNAL count_100Khz, count_10Khz, count_1KHz : STD_LOGIC_VECTOR(2 DOWNTO 0);
    SIGNAL count_100hz, count_10hz, count_1hz : STD_LOGIC_VECTOR(2 DOWNTO 0);
    SIGNAL clock_1Mhz_int, clock_100Khz_int, clock_10Khz_int, clock_1Khz_int: STD_LOGIC;
    SIGNAL clock_100hz_int, clock_10Hz_int, clock_1Hz_int : STD_LOGIC;

BEGIN
    PROCESS
    BEGIN
        -- Divide by 50
        WAIT UNTIL clock_50Mhz'EVENT and clock_50Mhz = '1';
        IF count_1Mhz < 50 THEN
            count_1Mhz <= count_1Mhz + 1;
        ELSE
            count_1Mhz <= "0000000";
        END IF;
        IF count_1Mhz < 25 THEN
            clock_1Mhz_int <= '0';
        ELSE
            clock_1Mhz_int <= '1';
        END IF;

        -- Ripple clocks are used in this code to save prescalar hardware
        -- Sync all clock prescalar outputs back to master clock signal
        clock_1Mhz <= clock_1Mhz_int;
        clock_100Khz <= clock_100Khz_int;
        clock_10Khz <= clock_10Khz_int;
```

```

        clock_1Khz <= clock_1Khz_int;
        clock_100hz <= clock_100hz_int;
        clock_10hz <= clock_10hz_int;
        clock_1hz <= clock_1hz_int;
END PROCESS;

-- Divide by 10
PROCESS
BEGIN
    WAIT UNTIL clock_1Mhz_int'EVENT and clock_1Mhz_int = '1';
    IF count_100Khz /= 4 THEN
        count_100Khz <= count_100Khz + 1;
    ELSE
        count_100khz <= "000";
        clock_100Khz_int <= NOT clock_100Khz_int;
    END IF;
END PROCESS;

-- Divide by 10
PROCESS
BEGIN
    WAIT UNTIL clock_100Khz_int'EVENT and clock_100Khz_int = '1';
    IF count_10Khz /= 4 THEN
        count_10Khz <= count_10Khz + 1;
    ELSE
        count_10khz <= "000";
        clock_10Khz_int <= NOT clock_10Khz_int;
    END IF;
END PROCESS;

-- Divide by 10
PROCESS
BEGIN
    WAIT UNTIL clock_10Khz_int'EVENT and clock_10Khz_int = '1';
    IF count_1Khz /= 4 THEN
        count_1Khz <= count_1Khz + 1;
    ELSE
        count_1khz <= "000";
        clock_1Khz_int <= NOT clock_1Khz_int;
    END IF;
END PROCESS;

-- Divide by 10
PROCESS
BEGIN
    WAIT UNTIL clock_1Khz_int'EVENT and clock_1Khz_int = '1';
    IF count_100hz /= 4 THEN
        count_100hz <= count_100hz + 1;
    ELSE
        count_100hz <= "000";
        clock_100hz_int <= NOT clock_100hz_int;

```

```

        END IF;
    END PROCESS;

    -- Divide by 10
    PROCESS
    BEGIN
        WAIT UNTIL clock_100hz_int'EVENT and clock_100hz_int = '1';
        IF count_10hz /= 4 THEN
            count_10hz <= count_10hz + 1;
        ELSE
            count_10hz <= "000";
            clock_10hz_int <= NOT clock_10hz_int;
        END IF;
    END PROCESS;

    -- Divide by 10
    PROCESS
    BEGIN
        WAIT UNTIL clock_10hz_int'EVENT and clock_10hz_int = '1';
        IF count_1hz /= 4 THEN
            count_1hz <= count_1hz + 1;
        ELSE
            count_1hz <= "000";
            clock_1hz_int <= NOT clock_1hz_int;
        END IF;
    END PROCESS;

END a;
```

