

EL323//EI324 Digital System Laboratory II

LAB 2 : Introduction to control logic with DE-0 using VHDL

Objective:

1. Can use the Quartus II and create the new project using VHDL
2. To know the assign pin of DE-0 in Quartus.
3. To know the compiling of DE-0.
4. Can programmable the DE-0 with VHDL file.

Part I: Start a new Project

1. Open the Quartus II that in the desktop. The program should be in fig 1.




Fig 1. The main Quartus II display.

2. Select **File > New Project Wizard** and click **Next**. The program should be in fig 2. Then you can chose the directory to save the project and select the name of the project in this step and click **Next** to continue.




Fig 2. Creation of a new project.

3. You can add your file which exist files (if any). But in this step Click Next.




Fig 3. The wizard can include user-specified design files.

- You should to specify the type of device which in use such as DE-0 choose the Cyclone III series EP3C16F484C6 and click Next to continue.




Fig 4. Choose the device family and a specific device.

- EDA tools can specify any third-party tools that should be used. So click Next to continue.




Fig 5. Other EDA tools can be specified.

6. The Summary of the project setting Click Finish to continue.




Fig 6. Summary of project settings.

7. The display of program after created project.




Fig 7. The Quartus II after created project.

8. After created project, you should desired to use VHDL or Schematic/Block diagram. Select File>New In Design Files select you want to use VHDL Files or Block diagram/Schematic.

Part II: Assignment Default Pin

1. The assignment pin should be first before to do anything. You can assign by yourself. Pin assignment are made by using Assignment Editor. To Select Assignment > Assignment Editor




Fig 8. Assign by user.

2. Or assign by default using DE-0_assignpin_default.qsf. Select Assignment > Import Assignments and to find the DE-0_assignpin_default.qsf Then Click Ok.




Fig 9. Assign by default.

Part III: VHDL Code

1. Create new VHDL file File>New>VHDL>File
2. Code in this area.




Fig 10. Area for VHDL code

Part IV: Compiling DE-0

1. Run the Compiler by selecting Processing > Start Compilation. The Result should not any error.




Fig 11. The Compiling Screen.

Part V: Programming DE-0

1. Flip the RUN/PROG switch into the RUN position. Select **Tools > Programmer** that should look like fig 10.




Fig 12. The Programmer window.

2. If Hardware setup not chose the USB-Blaster Click Hardware Setup and Chose it that like Fig 11.




Fig 13. The Hardware Setup window.

3. The Programmer listed file in the window in fig 10. If the file not already listed the click Add file and select it. The file should in the output_files and look like the project name which in *.sof file. And checked Program/Configure then Start to program to DE-0.

Exercise I: Use Schematic/Block Diagram

1. Create new project name : Lab2_1 and then select the schematic/block diagram.
2. Draft the schematic look like Fig 14.




Fig 14. Exercise Schematic

3. Compile this project.
4. Simulation waveform editor like Fig 15.





Fig 15. Exercise Virtual Waveform.

Result



Exercise II: Use VHDL CODE

1. Create new project name : Lab2 and code this program.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- Simple module that connects the SW switches to the LEDG lights


ENTITY Lab2_2 IS
    PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
          LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)); -- green LEDs
END Lab2_2;

ARCHITECTURE Behavior OF Lab2_2 IS
    BEGIN
        LEDG <= SW;
    END Behavior;
```

2. Compile the code to check the error and correct it.
3. Simulate the Virtual Waveform using University Program VWF.
4. Program to DE-0 to check the answer with Virtual Waveform.

Result

1. Virtual Waveform



Result Ex1

.....

.....

.....

.....

.....

Result Ex2

.....

.....

.....

.....

.....

Conclusion

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

Homework

1. Follow the Exercise I, put it in the VHDL Code.