

EL323//EI324 Digital System Laboratory II

LAB 4 : Behavioral and Dataflow VHDL

Objective:

1. Can use the Quartus II and create the new project using VHDL
 2. To know the assign pin of DE-0 in Quartus.
 3. Design using VHDL
 4. To know the different between the behavioral and dataflow structure.
- Behavioral – describes how the output is derived from the inputs using structured statements.
 - Dataflow – describes how the data flows from the inputs to the output most often using NOT, AND and OR operations.

LAB 4.1 Hex7seg as VHDL Dataflow

1. Create new Project name Lab4_1.
2. Create new entity for 7-segment display in this below

SW3	SW2	SW1	SW0	Hex7seg
0	0	0	0	F
0	0	0	1	E
0	0	1	0	d
0	0	1	1	C
0	1	0	0	b
0	1	0	1	A
0	1	1	0	9
0	1	1	1	8
1	0	0	0	7
1	0	0	1	6
1	0	1	0	5
1	0	1	1	4
1	1	0	0	3
1	1	0	1	2
1	1	1	0	1
1	1	1	1	0

3. Use the DE0 User Manual to define the DE0 pin.
4. Compile the code and program to DE0.

LAB 4.1 CODE

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- Simple module that connects the SW switches to the LEDG lights
ENTITY Lab4_1 IS
    PORT ( SW : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          HEXO_D : OUT STD_LOGIC_VECTOR(6 DOWNTO 0) );
END Lab4_1;

ARCHITECTURE Behavior OF Lab4_1 IS
    SIGNAL s : STD_LOGIC_VECTOR (1 DOWNTO 0);
BEGIN
    s <= SW(1 DOWNTO 0);

    --
    --      0
    --      ---
    --      |  |
    --      5|  |1
    --      | 6 |
    --      ---
    --      |  |
    --      4|  |2
    --      |  |
    --      ---
    --      3
    --

    HEXO_D(0) <= _____
    HEXO_D(1) <= _____
    HEXO_D(2) <= _____
    HEXO_D(3) <= _____
    HEXO_D(4) <= _____
    HEXO_D(5) <= _____
    HEXO_D(6) <= _____
    ---- some additional VHDL code as necessary ----
END Behavior;
```

Lab4.1 Answer Sheet

SW				Display 7 Segment	
SW3	SW2	SW1	SW0	Character	bit HEX0_D
0	0	0	0	F	-----
0	0	0	1	E	-----
0	0	1	0	d	-----
0	0	1	1	C	-----
0	1	0	0	b	-----
0	1	0	1	A	-----
0	1	1	0	9	-----
0	1	1	1	8	-----
1	0	0	0	7	-----
1	0	0	1	6	-----
1	0	1	0	5	-----
1	0	1	1	4	-----
1	1	0	0	3	-----
1	1	0	1	2	-----
1	1	1	0	1	-----
1	1	1	1	0	-----

HEX0_D(0) <=

HEX0_D(1) <=

HEX0_D(2) <=

HEX0_D(3) <=

HEX0_D(4) <=

HEX0_D(5) <=

HEX0_D(6) <=

Conclusion

.....

.....

.....

.....

.....

LAB 4.2 Hex7seg as VHDL Behavioral

1. Create new Project name Lab4_2.
2. Create new entity for 7-segment display in this below

SW3	SW2	SW1	SW0	Hex0_D
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	A
1	0	1	1	b
1	1	0	0	C
1	1	0	1	d
1	1	1	0	E
1	1	1	1	F

3. Use the DE0 User Manual to define the DE0 pin.
4. Compile the code and program to DE0.

LAB 4.2 CODE

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- Simple module that connects the SW switches to the LEDG lights
ENTITY Lab4_1 IS
    PORT ( SW : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          HEX0_D : OUT STD_LOGIC_VECTOR(6 DOWNTO 0) );
END Lab4_1;

ARCHITECTURE Behavior OF Lab4_1 IS
BEGIN
    PROCESS (SW)
    BEGIN
        --
        -- 0
        -- ---
        -- | |
        -- 5| |1
        -- | 6 |
        -- ---
        -- | |
        -- 4| |2
```

```

-- | |
-- ---
-- 3
--
IF (SW = "0000") THEN HEX0_D <= "1000000";
ELSIF (SW = "0001") THEN HEX0_D <= " 1111001";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSIF (SW = "____") THEN HEX0_D <= "_____";
ELSE HEX0_D <= "1111111";
END IF;
END PROCESS;

```

---- some additional VHDL code as necessary ----

END Behavior;

Lab4.2 Answer Sheet

SW				Display 7 Segment	
SW3	SW2	SW1	SW0	Character	bits HEX0_D
0	0	0	0	0	-----
0	0	0	1	1	-----
0	0	1	0	2	-----
0	0	1	1	3	-----
0	1	0	0	4	-----
0	1	0	1	5	-----
0	1	1	0	6	-----
0	1	1	1	7	-----
1	0	0	0	8	-----
1	0	0	1	9	-----
1	0	1	0	A	-----
1	0	1	1	b	-----
1	1	0	0	C	-----
1	1	0	1	d	-----
1	1	1	0	E	-----
1	1	1	1	F	-----

CODE IF (SW = "0000") THEN HEX0_D <= "1000000";

```

ELSIF (SW = "0001") THEN HEX0_D <= "1111001";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSIF (SW = "___") THEN HEX0_D <= "_____";
ELSE HEX0_D <= "1111111";

```

Conclusion

.....

.....

.....


.....

.....

.....

LAB 4.3 MUX 4 to 1 as VHDL Behavioral

1. Create new Project name Lab4_3.
2. Create new entity for Mux4to1 in this below



3. Use the DE0 User Manual to define the DE0 pin.
4. Compile the code and program to DE0.

LAB 4.3 CODE

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB4_3 IS
PORT( A,B,C,D: IN STD_LOGIC;
      S: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      LED: OUT STD_LOGIC);
END LAB4_3;

ARCHITECTURE Behavioral OF LAB4_3 IS
BEGIN
    PROCESS(S,A,B,C,D)
    BEGIN

        CASE S IS


            WHEN "00" => LED <= A;
            WHEN "01" => LED <= B;
            WHEN "10" => LED <= C;
            WHEN OTHERS => LED <= D;

        END CASE;

    END PROCESS;
END Behavioral;

```

LAB 4.3 Answer Sheet



Conclusion

.....

.....

.....

.....

HW. Design the Multiplexer8to1 3bits as VHDL Behavioral